ABSTRACT We propose a single formula for the channel thermal noise of saturated long-channel MOSFETs operating in weak, moderate, and strong inversion. Our approach is based on a novel interpolation of well-known analytical formulas known to be valid in weak and strong inversion, and the result is both accurate and simple enough to be useful for hand calculations. We expect the formula to be particularly useful for designing energy-efficient analog circuits biased in moderate inversion. We have validated it using noise measurements of nMOS and pMOS transistors in a 0.5-μm CMOS process.
I. INTRODUCTION
This paper proposes a simple model for the channel thermal noise of saturated long-channel MOSFETs that is suitable for analog circuit design and valid at all inversion levels. We begin by considering a common charge-based model for the power spectrum density (PSD) of thermal noise present in MOSFET drain current, which is given by
where τ d = L 2 /2D is the mean diffusion time of carriers through the channel, Q tot is the total channel charge, μ eff is the effective carrier mobility, and the second expression was derived by assuming the Einstein relationship (D/μ eff ) = (kT/q) [1] - [3] . This formula was first proposed back in 1966, and remains the basis for channel thermal noise modeling in industry-standard compact MOSFET models such as BSIM4 and Enz-Krummenacher-Vittoz (EKV). However, it has been modified to account for additional noise mechanisms found within deeply-scaled devices. 1 While eqn. (1) is valid in all regions of transistor operation, there is no simple analytical expression relating Q tot to the terminal voltages or drain current in the moderate inversion region, i.e., when V GS is approximately equal to the threshold voltage of the device [4] , [5] . As a result, the 1 . Details are available at bsim.berkeley.edu and ekv.epfl.ch, respectively. formula is not suitable for hand calculations while designing circuits that operate in this region. This is unfortunate, since moderate inversion provides the optimum trade-off between gain, linearity, bandwidth, noise, and DC mismatch for many low-power applications [6] - [8] .
Several analytical MOSFET thermal noise models valid in all regions of operation have been proposed to address this issue [9] - [15] (also see [16] for a recent review). While suitable for implementation in circuit simulators, these models are too complex for hand calculations. However, the modeling challenge can be simplified by realizing that analog designs generally i) bias MOSFETs in saturation, i.e., ensure that V DS is greater than the saturation voltage V DSAT ; and ii) use relatively long channel lengths to minimize shortchannel effects such as increased output conductance g ds . A simple analytical formula for predicting the noise of saturated long-channel devices at all inversion levels would therefore be very useful for analog circuit design, and is the focus of this paper.
II. NOISE MODELING

A. PROPOSED MODEL
It is useful to recall that the physical basis of eqn. (1) is the assumption that the drift velocity of charge carriers within the channel is much smaller than their thermal velocity. Under these conditions, the diffusive random processes that cause shot noise are largely unaffected by electric fields within the channel. As a result, drift currents add no variability to the charge transport and are effectively noiseless. Consider a saturated MOSFET with an average drain current I DSAT . In the subthreshold region all charge transport occurs due to diffusion, so the current noise PSD is given by the wellknown shot noise result 2qI DSAT . On the other hand, in the above threshold region most charge transport occurs due to drift, so the noise PSD is significantly lower than 2qI DSAT . In fact, it can be found from eqn. (1) by using the wellknown result |Q tot | = (2/3)WLC ox (V GS − V TS ), where V TS is the threshold voltage assuming a source-referenced model. Neither of these simple formulas is valid in the moderate inversion region, but progress can be made by interpolating between them. For example, the following interpolation formula [3, eq. (7.43)] has been proposed as a simple way to model thermal noise in moderate inversion:
where
is the normalized gate overdrive voltage, κ s is the subthreshold slope constant, and φ t = kT/q is the thermal voltage. Interestingly, the quantity A ≡ 3x/4 in the denominator is equal to the ratio of the diffusion and drift transit times through the channel; these are given by L 2 /2D and
respectively [3] . Hence A is a measure of how much stronger noiseless drift currents are compared to noisy diffusion currents. It can also be viewed as the loop gain of electrostatic negative feedback (charge smoothing) on carrier density fluctuations within the channel [2] , [3] ; a similar effect occurs in vacuum tubes [17] , [18] . The result is to reduce the noise PSD by a factor of 1/(1+A) compared to the full shot noise value of 2qI DSAT . However, eqn. (2) is only valid for x > 0, i.e., does not correctly asymptote to 2qI DSAT in the subthreshold region where current flow is known to be purely diffusive and electrostatic feedback non-existent. Moreover, it has not been experimentally verified. In order to extend the range of validity of eqn. (2), we refer to the well-known EKV MOSFET model, which is notable in using unified formulas that cover the entire operating range of the device [19] , [20] . In particular, we consider a sourcereferenced version of the EKV model for convenience. This model [3, eq. (4.48) ] uses the following interpolation formula to estimate the large signal I DS -V DS curve over the entire operating range:
is known as the specific current and y ≡ V DS /(2φ t ) is the normalized drain-source voltage. The two terms inside the parentheses are the forward and reverse channel currents (i f and i r , respectively). The drain current saturates when i r → 0, resulting in I DSAT = I 0 i f . As a result, I DSAT ≈ I 0 e 2x in subthreshold (x 0) and ≈ I 0 x 2 above threshold (x 0). We combine features of eqns. (2) and (3) to propose the following novel interpolation formula for the PSD of drain current noise in saturation:
It is easy to see that this equation has the right limiting behavior and is thus potentially valid over the device's entire operating range. In weak inversion (x 0) the exponential term in the denominator goes to zero, so I 2 ds = 2qI DSAT , i.e., full shot noise. In strong inversion (x 0) the exponential term is 1, so ln(1 + exp(3x/4)) ≈ 3x/4, resulting in the well-known formula I 2 ds = 4kTγ g ds0 where γ = 2/3,
Also g ds0 is the channel conductance at zero bias (V DS = 0), g msat is the transconductance in saturation, and V L = I DSAT /g msat is the effective linear range of the device.
It is interesting to note that since the denominator of eqn. (4) has the form 1 + ln(1 + exp(3x/4)), it can also be viewed as the result of electrostatic negative feedback with a loop gain of A ≡ ln(1 + exp(3x/4)). Moreover, the equation only uses measurable large-signal voltages and parameters, making it suitable for circuit design.
B. COMPARISON TO THE EKV MODEL
It is interesting to compare the proposed formula with the EKV model. The drain current noise expression used in the original EKV paper can be written as [19] :
where η ≡ i r /i f is a measure of saturation, and decreases from 1 to 0 as we go from the linear to the saturation region.
It is easy to verify that this formula has the right limiting behavior in both weak and strong inversion. Here we focus on the saturation region (η → 0) for any inversion level, for which eqn. (5) simplifies to
Eqns. (4) and (6) have the same asymptotic limits in weak inversion (where i f → 0) and strong inversion (where i f → x 2 ), but differ significantly when x is close to 0, i.e., in moderate inversion. In fact, the difference between the two equations has its largest value of 41.5% at a normalized overdrive voltage of x = 1.26. This difference can be significantly reduced by using V TS ≡ V TS + 2φ t in eqn. (4) . Specifically, this small modification, which accounts for the slightly different definitions of threshold voltage in weak and strong inversion [21] , reduces the maximum difference VOLUME 5, NO. 6, NOVEMBER 2017 459
between the two equations to 20.8% at x = 0.84, i.e., by approximately a factor of 2. The resulting noise levels (normalized to 2qI DSAT ) predicted by both models versus x are shown in Fig. 1 . The two differ significantly when |x| < 5, i.e., in moderate inversion. 
C. POSSIBLE EXTENSIONS
The proposed model assumes that drift velocities are small, such that i) the carrier mobility is equal to its low-field value, and ii) drift currents are noiseless. This is not valid for short-channel MOSFETs operating above threshold: the high lateral and vertical electric fields present in these devices lead to velocity saturation, vertical mobility reduction, carrier heating, and channel-length modulation [3] . As a result, the carrier temperature and effective mobility vary as a function of position in the channel, and the measured thermal noise exceeds that predicted by eqns. (1) and (4) . The proposed formula can be qualitatively generalized to account for such excess thermal noise mechanisms. Specifically, the 3/4 term in the denominator of eqn. (4) can be replaced by 1/(2γ ), where γ > 2/3 is the effective noise factor of the device. However, no simple formula for predicting the actual value of γ is known (the ones used by BSIM4 and EKV are quite complex), and deriving one is beyond the scope of this paper.
III. EXPERIMENTAL SETUP
One NMOS and one PMOS transistor were fabricated in the OnSemi 0.5μm CMOS process in order to experimentally verify eqn. (4) . Large values of channel length L and channel area WL were used to avoid short channel effects and minimize 1/f noise, respectively. Specifically, the dimensions were 2496μm/24μm and 4416μm/12μm, respectively.
A. CIRCUIT DESIGN
The circuit used for noise measurements is shown in Fig. 2 . It consists of the packaged IC, DC biasing circuits, a resistive load R DC , and a custom low-noise preamplifier. The device under test (DUT) is measured in a common-source configuration: a manually adjustable bias circuit is used to set V GS , the source and well terminals are connected either to ground (NMOS) or V DD (PMOS) such that V BS = 0 (no body effect), and R DC is connected between the drain terminal and either V DD (NMOS) or ground (PMOS). The potentiometer in the gate bias circuit is bypassed either to ground (NMOS) or V DD (PMOS) with a large capacitor (11μF), resulting in a low-pass corner frequency of ≈ 15Hz. This scheme ensures that noise from V GS is negligible at frequencies of interest. A set of 8 DIP switches is used to adjust the value of R DC over a broad range (approximately 2.4k to 500k ). A set of jumpers (S2-S5) allows a single preamplifier to be used to measure noise either from the DUT and load (in common-source configuration), or only the load. The preamplifier was designed to have very low inputreferred voltage and current noise. It has two gain stages: the first uses an ultra-low-noise JFET (BF862, NXP), while the second uses a high-speed low-noise op-amp (LT6236, Linear). The measured overall voltage gain is G ≈ 70 from 100Hz to several MHz. The measured input-referred voltage noise PSD is almost constant for frequencies from 2kHz to several MHz and has an average value of e 2 n = 0.87nV/Hz 1/2 ; this is in excellent agreement with simulations. Moreover, the JFET has very low gate current of ∼ 3pA at room temperature, so the input-referred current noise is negligible (∼ 1fA/Hz 1/2 ). The entire circuit was implemented on a two-layer circuit board, assembled inside an aluminum box to minimize external pickup, and run off batteries (2 sets of 4 AA cells, nominally ±6V) to ensure that power supply noise was negligible [22] .
The noise at the preamplifier output was measured with a spectrum analyzer (Agilent 4395A). The measured trace was averaged either 32 or 64 times to ensure low displayed average noise level (DANL). The flat "thermal" region of the spectrum (typically 2-20kHz) was then selected for further processing. The high end of this region is defined by lowpass filtering by capacitance at the drain terminal of the DUT, while the low end is defined by the 1/f noise from the DUT.
B. DATA PROCESSING
The measured output noise PSD was processed as follows. In saturation, the output conductance g ds of the DUT is much 460 VOLUME 5, NO. 6, NOVEMBER 2017
smaller than R L and can be ignored. The total output noise PSD in the thermally-dominated region is then given by
where R L = R DC ||(330k ) is the AC load resistance and e 2 n and G are the preamplifier's input-referred voltage noise and voltage gain, respectively. The three terms in eqn. (7) correspond to DUT noise, load noise, and preamplifier noise, respectively. The ratio of the first and second terms is ≈ I DS R DC /V L , so the DUT noise will dominate as long as the DC voltage drop across the load resistance is much larger then the effective linear range of the device, i.e., φ t /κ s ≈ 35mV in subthreshold or (V GS −V TS )/2 above threshold. We ensured this condition by using the DIP switches to adjust the value ofR DC for each value of V GS . The resulting value of load noise was estimated by measuring the output noise of the preamplifier with the DUT disconnected. Similarly, the preamplifier's own noise was estimated by measuring its output with the input shorted to ground through switch S1. The low input-referred noise of the preamplifier ensures that it's noise is always much smaller than that of the DUT. Both the second and third terms are thus small compared to the DUT noise and can be subtracted from the total output noise without affecting the overall accuracy of the measurement. The result is then divided by the measured value of R L and averaged over all frequencies in the thermal region to yield I 2 ds . We also used the same experimental setup to measure DUT noise in the unsaturated (linear) region. In this case one can no longer ignore the effects of g ds . The resulting output noise PSD is given by
The value of g ds can be estimated from a DC I DS -V DS sweep of the device, and I 2 ds is then extracted from eqn. (8) using the same procedure described earlier.
C. TEMPERATURE DEPENDENCE
It is important to study the behavior of the proposed noise model versus temperature, since important device parameters such as threshold voltage and carrier mobility are strong functions of temperature. We made measurements inside a Peltier-cooled oven (Memmert IPP30) with a temperature accuracy of ±0.1 • C to validate our model. Note that the preamplifier's input-referred current noise increases strongly with temperature. Fortunately, it remains negligible over our temperature range of interest (5-65 • C), and thus does not have to be included in the analysis.
However, the experimental setup for temperaturedependent measurements is complicated by battery voltage droop, which results in a noticeable decrease of V GS with time while the test setup is inside the oven. We eliminated this effect by using a low-dropout linear voltage regulator (LDO) to stabilize the DUT and preamplifier power supply voltage. The resulting in-band noise introduced by the LDO was eliminated by adding a second-order passive LC lowpass filter (cutoff frequency = 150Hz) to filter the regulated output voltage.
IV. RESULTS AND DISCUSSION
A. ROOM-TEMPERATURE MEASUREMENTS
Initial measurements were made at room temperature (20 • C). The DC drain current I DS of each device was measured as a function of V DS and V GS using a benchtop source measure unit (Keithley 2450). The results are shown in Fig. 3 . They are in good agreement with long-channel MOSFET behavior. In particular, i) V DSAT ≈ 4φ t in subthreshold and κ s (V GS − V TS ) = x × 2φ t above threshold; and ii) the output conductance g ds = ∂I DS /∂V DS is negligible when V DS > V DSAT , i.e., in saturation.
The measured drain current at V DS = 3V (see Fig. 3 ) was used to define the saturated current I DSAT for each device. This quantity was plotted as a function of V GS and fit to i) the exponential function I s exp(κ s V GS /φ t ) in subthreshold, and ii) the square law function K(W/L)(V GS − V TS ) 2 above threshold, as shown in Fig. 4 . The best-fitting values of κ s and V TS are also shown on each plot. The measured values of I 2 ds in the saturation region for both devices are shown in Fig. 5 as a function of V GS . The data covers all three regions of operation, namely weak, moderate, and strong inversion. The existing formulas for thermal noise in weak and strong inversion fit the data over their respective ranges of applicability, while the proposed formula, i.e., eqn. (4), fits well over the entire range. Specifically, the (mean, rms) fitting errors are (2.3%, 4.7%) and (1.5%, 4.0%) for the NMOS and PMOS, respectively. Moreover, these fitting errors are much smaller than the differences between eqns. (4) and (6) in moderate inversion (see Fig. 1 ). Hence the proposed model is more accurate than the EKV model in this region.
The linear region is not the focus of this paper, but we did measure noise from the PMOS as a function of V DS for two V GS values in moderate inversion. The results are shown in Fig. 6 . This plot illustrates the high quality of our noise measurements. The increase in I 2 ds as V DS → 0 is intermediate between its theoretical values in weak and strong inversion (2 and 3/2, respectively). Moreover, it approaches 3/2 as V GS increases, as expected. 
B. VARIABLE-TEMPERATURE MEASUREMENTS
Initially, a benchtop source measure unit (Keithley 2450) was used to measure the DC I DS -V GS curve of each device 462 VOLUME 5, NO. 6, NOVEMBER 2017 in saturation at temperatures between 5 • C and 65 • C. Each curve was then fitted to an exponential in subthreshold, and a square-law above threshold, as shown in Fig. 7 . The best-fitting values of threshold voltage V TS and drive strength K = μC ox /2 of the NMOS and PMOS transistors versus temperature are shown in Fig. 8 . Both V TS and K decrease with temperature in a similar way for the two devices. The figure also shows that these changes are welldescribed by the following expressions, which are similar to those used in both the BSIM4 and EKV models:
Here TCV and BEX are constants, while T nom is the nominal temperature. Note that eqn. (9) results in a linear temperature dependence for V TS and a polynomial one for μ (and thus K). Table 1 summarizes the measured model parameters for both devices.
For each device, a bias point in moderate inversion was then selected for performing temperature-dependent noise measurements. This choice was motivated by the fact that the proposed model provides a novel closed-form expression for drain current noise in this region. The measured bias points are shown in Figs. 7 and 8 . The value of V GS is almost constant with temperature, as expected, although it does decrease slightly because of the finite temperature coefficient of the LDO. Hence the gate overdrive voltage x ≡ κ s (V GS − V TS )/(2φ t ) increases with temperature. As a result, we expect the current noise PSD I 2 ds to diverge from the shot noise limit as temperature increases.
The measured values of I 2 ds in the saturation region for both devices are shown in Fig. 9 as a function of temperature. They are in very good agreement with the proposed model, with (mean, rms) fitting errors of (1.1%, 5.0%) and (1.4%, 1.7%) for the NMOS and PMOS, respectively. These values are similar to those for the room temperature measurements. 
V. CONCLUSION
We have proposed and verified an analytical model for the channel thermal noise of saturated long-channel MOSFETs in weak, moderate, and strong inversion. The model is simple enough to be useful for hand calculations, while also being in very good agreement with experimental data over a wide range of inversion levels and temperatures. It is based on treating charge smoothing within the MOSFET channel as an electrostatic negative feedback loop with bias-dependent loop gain A; the effect of feedback is to reduce the current noise PSD by a factor of 1/(1 + A) compared to full shot noise. The success of this feedback-based approach suggests that it may be beneficial in other scenarios. In particular, we plan to extend it in order to model MOSFET noise in i) the linear region; and ii) short-channel devices. 
